Wideband common-gate CMOS LNA employing dual negative feedback with simultaneous noise, gain, and bandwidth optimization

Research output: Contribution to journalArticlepeer-review

135 Scopus citations

Abstract

This paper presents a wideband common-gate (CG) LNA architecture that overcomes the fundamental tradeoff between power and noise match without compromising its stability. The proposed architecture can achieve the minimum noise figure (NF) over the previously reported feedback amplifiers in a CG configuration. The proposed architecture achieves broadband impedance matching, low noise, large gain, enhanced linearity, and wide bandwidth concurrently by employing an efficient and reliable dual negative-feedback. An amplifier prototype was realized in 0.18-μm CMOS, operates from 1.05 to 3.05 GHz, and dissipates 12.6 mW from 1.8-V supply while occupying a 0.073-mm2 active area. The LNA provides 16.9-dB maximum voltage gain, 2.57-dB minimum NF, better than -10-dB input matching, and -0.7-dBm minimum IIP3 across the entire bandwidth.

Original languageEnglish
Article number5545456
Pages (from-to)2340-2351
Number of pages12
JournalIEEE Transactions on Microwave Theory and Techniques
Volume58
Issue number9
DOIs
StatePublished - Sep 2010

Keywords

  • CMOS
  • common gate (CG)
  • feedback amplifier
  • low-noise amplifier (LNA)
  • multistandard
  • noise match
  • power match
  • wideband LNA

Fingerprint

Dive into the research topics of 'Wideband common-gate CMOS LNA employing dual negative feedback with simultaneous noise, gain, and bandwidth optimization'. Together they form a unique fingerprint.

Cite this