Switching and conduction mechanism of Cu/Si3N4/Si RRAM with CMOS compatibility

Sungjun Kim; Sunghun Jung; Min Hwi Kim; Seongjae Cho; Jong Ho Lee; Byung Gook Park

doi:10.1109/SNW.2014.7348603

Switching and conduction mechanism of Cu/Si3N4/Si RRAM with CMOS compatibility

Sungjun Kim, Sunghun Jung, Min Hwi Kim, Seongjae Cho, Jong Ho Lee, Byung Gook Park

Electronic and Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Scopus citations

Abstract

In this work, we fabricated CMOS compatible Cu/Si³N⁴/Si RRAM, showing good resistive switching. This memory cell is stable for bipolar switching (BS) than unipolar switching (US). Trap-controlled space charge limited current (SCLC) conduction is observed. Low resistance state (LRS) shows semiconducting behavior according to the temperature dependency.

Original language	English
Title of host publication	2014 Silicon Nanoelectronics Workshop, SNW 2014
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781479956777
DOIs	https://doi.org/10.1109/SNW.2014.7348603
State	Published - 4 Dec 2015
Event	Silicon Nanoelectronics Workshop, SNW 2014 - Honolulu, United States Duration: 8 Jun 2014 → 9 Jun 2014

Publication series

Name	2014 Silicon Nanoelectronics Workshop, SNW 2014

Conference

Conference	Silicon Nanoelectronics Workshop, SNW 2014
Country/Territory	United States
City	Honolulu
Period	8/06/14 → 9/06/14

Access to Document

10.1109/SNW.2014.7348603

Cite this

@inproceedings{c2d5be5942b247ffadcee94f43b27274,

title = "Switching and conduction mechanism of Cu/Si3N4/Si RRAM with CMOS compatibility",

abstract = "In this work, we fabricated CMOS compatible Cu/Si3N4/Si RRAM, showing good resistive switching. This memory cell is stable for bipolar switching (BS) than unipolar switching (US). Trap-controlled space charge limited current (SCLC) conduction is observed. Low resistance state (LRS) shows semiconducting behavior according to the temperature dependency.",

author = "Sungjun Kim and Sunghun Jung and Kim, {Min Hwi} and Seongjae Cho and Lee, {Jong Ho} and Park, {Byung Gook}",

note = "Publisher Copyright: {\textcopyright} 2014 IEEE.; Silicon Nanoelectronics Workshop, SNW 2014 ; Conference date: 08-06-2014 Through 09-06-2014",

year = "2015",

month = dec,

day = "4",

doi = "10.1109/SNW.2014.7348603",

language = "English",

series = "2014 Silicon Nanoelectronics Workshop, SNW 2014",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2014 Silicon Nanoelectronics Workshop, SNW 2014",

}

Kim, S, Jung, S, Kim, MH, Cho, S, Lee, JH & Park, BG 2015, Switching and conduction mechanism of Cu/Si3N4/Si RRAM with CMOS compatibility. in 2014 Silicon Nanoelectronics Workshop, SNW 2014., 7348603, 2014 Silicon Nanoelectronics Workshop, SNW 2014, Institute of Electrical and Electronics Engineers Inc., Silicon Nanoelectronics Workshop, SNW 2014, Honolulu, United States, 8/06/14. https://doi.org/10.1109/SNW.2014.7348603

Switching and conduction mechanism of Cu/Si3N4/Si RRAM with CMOS compatibility. / Kim, Sungjun; Jung, Sunghun; Kim, Min Hwi et al.
2014 Silicon Nanoelectronics Workshop, SNW 2014. Institute of Electrical and Electronics Engineers Inc., 2015. 7348603 (2014 Silicon Nanoelectronics Workshop, SNW 2014).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Switching and conduction mechanism of Cu/Si3N4/Si RRAM with CMOS compatibility

AU - Kim, Sungjun

AU - Jung, Sunghun

AU - Kim, Min Hwi

AU - Cho, Seongjae

AU - Lee, Jong Ho

AU - Park, Byung Gook

PY - 2015/12/4

Y1 - 2015/12/4

N2 - In this work, we fabricated CMOS compatible Cu/Si3N4/Si RRAM, showing good resistive switching. This memory cell is stable for bipolar switching (BS) than unipolar switching (US). Trap-controlled space charge limited current (SCLC) conduction is observed. Low resistance state (LRS) shows semiconducting behavior according to the temperature dependency.

AB - In this work, we fabricated CMOS compatible Cu/Si3N4/Si RRAM, showing good resistive switching. This memory cell is stable for bipolar switching (BS) than unipolar switching (US). Trap-controlled space charge limited current (SCLC) conduction is observed. Low resistance state (LRS) shows semiconducting behavior according to the temperature dependency.

UR - http://www.scopus.com/inward/record.url?scp=84963813262&partnerID=8YFLogxK

U2 - 10.1109/SNW.2014.7348603

DO - 10.1109/SNW.2014.7348603

M3 - Conference contribution

AN - SCOPUS:84963813262

T3 - 2014 Silicon Nanoelectronics Workshop, SNW 2014

BT - 2014 Silicon Nanoelectronics Workshop, SNW 2014

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - Silicon Nanoelectronics Workshop, SNW 2014

Y2 - 8 June 2014 through 9 June 2014

ER -

Switching and conduction mechanism of Cu/Si3N4/Si RRAM with CMOS compatibility

Abstract

Publication series

Conference

Access to Document

Fingerprint

Cite this