Process Issues and Components for HTS Digital Integrated Circuit Fabrication

Amit P. Marathe, Frank Ludwig, T. Van Duzer, Luke Lee

Research output: Contribution to journalArticlepeer-review

1 Scopus citations


An etch-back planarization technique has been developed to planarize SrTiO3 insulating layers, which may be used in a YBCO IC process. Films of YBCO have been deposited on the planarized SrTiO3 surface. Structural and electrical characterization of these films suggests that the planarized surface can support the growth of epitaxial, c-axis oriented YBCO films. Experiments to evaluate and compare coupling efficiency in YBCO and Nb thin film Transformers are also described. Easy flux penetration in YBCO films may reduce the efficiency of transformer coupling below that found for Nb Transformers. The current coupling for Nb Transformers, as extracted from the SQUID threshold curves, was found to be high (M/L ∼ 0.93). The coupling in YBCO Transformers, as measured from the voltage modulation of bicrystal grain boundary junction SQUIDs, was found to be much lower (MIL ~ 0.75).

Original languageEnglish
Pages (from-to)3135-3138
Number of pages4
JournalIEEE Transactions on Applied Superconductivity
Issue number2
StatePublished - Jun 1995

Bibliographical note

Funding Information:
apartment of Physics Manuscript received October 17,1995. This work was supported in part by the Naval Research Laboratory under C~ntran(N RL) N00014-93-K-U)02.


Dive into the research topics of 'Process Issues and Components for HTS Digital Integrated Circuit Fabrication'. Together they form a unique fingerprint.

Cite this