Abstract
A junctionless transistor with a width of 10 nm and a length of 50 nm is demonstrated for the first time. A silicon nanowire (SiNW) channel is completely surrounded by a gate, and the SiNW is built onto the bulk substrate. The proposed junctionless transistor is applied to a Flash memory device composed of oxide/nitride/oxide gate dielectrics. Acceptable memory characteristics are achieved regarding the endurance, data retention, and dc performance of the device. It can be expected that the inherent advantages of the junctionless transistor can overcome the scaling limitations in Flash memory. Hence, the junctionless transistor is a strong candidate for the further scaling of nand Flash memory below the 20-nm node.
Original language | English |
---|---|
Article number | 5750016 |
Pages (from-to) | 602-604 |
Number of pages | 3 |
Journal | IEEE Electron Device Letters |
Volume | 32 |
Issue number | 5 |
DOIs | |
State | Published - May 2011 |
Keywords
- All-around gate (AAG)
- Bosch process
- bulk substrate
- Flash memory
- junctionless
- junctionless field-effect transistor (FET)
- junctionless transistor
- nanowire
- silicon nanowire (SiNW)
- SONOS