Investigation and optimization of double-gate MPI 1T DRAM with gate-induced drain leakage operation

Engineering

• Gate Induced Drain Leakage 100%
• Dynamic Random Access Memory 100%
• Device Performance 33%
• Low Power Consumption 33%
• Current Ratio 33%
• Low Power Operation 33%
• Fin Width 33%
• Computer Aided Design 33%