Energy-efficient double-binary tail-biting turbo decoder based on border metric encoding

Ji Hoon Kim; In Cheol Park

doi:10.1109/iscas.2007.378416

Energy-efficient double-binary tail-biting turbo decoder based on border metric encoding

Ji Hoon Kim, In Cheol Park

Electronic and Electrical Engineering

Research output: Contribution to journal › Conference article › peer-review

1 Scopus citations

Abstract

This paper presents an energy-efficient turbo decoder based on border metric encoding, which is especially suitable for non-binary circular turbo codes. In the proposed method, the size of the branch memory is reduced to half and the dummy calculation is removed at the cost of a small-sized memory that holds encoded border metrics. Due to the small size and infrequent access to the border memory, power consumption for soft-input soft-output (SISO) decoding is reduced by 26.0%. Based on the proposed SISO decoder and the dedicated hardware interleaver, a double-binary tail-biting turbo decoder is designed for WiMAX standard using a 0.18 μm CMOS process and it can support 12.14Mbps at operating frequency of 100MHz.

Original language	English
Article number	4252891
Pages (from-to)	1325-1328
Number of pages	4
Journal	Proceedings - IEEE International Symposium on Circuits and Systems
DOIs	https://doi.org/10.1109/iscas.2007.378416
State	Published - 2007
Event	2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007 - New Orleans, LA, United States Duration: 27 May 2007 → 30 May 2007

Access to Document

10.1109/iscas.2007.378416

Cite this

@article{26783f67791446f3801440aa385386c8,

title = "Energy-efficient double-binary tail-biting turbo decoder based on border metric encoding",

abstract = "This paper presents an energy-efficient turbo decoder based on border metric encoding, which is especially suitable for non-binary circular turbo codes. In the proposed method, the size of the branch memory is reduced to half and the dummy calculation is removed at the cost of a small-sized memory that holds encoded border metrics. Due to the small size and infrequent access to the border memory, power consumption for soft-input soft-output (SISO) decoding is reduced by 26.0%. Based on the proposed SISO decoder and the dedicated hardware interleaver, a double-binary tail-biting turbo decoder is designed for WiMAX standard using a 0.18 μm CMOS process and it can support 12.14Mbps at operating frequency of 100MHz.",

author = "Kim, {Ji Hoon} and Park, {In Cheol}",

year = "2007",

doi = "10.1109/iscas.2007.378416",

language = "English",

pages = "1325--1328",

journal = "Proceedings - IEEE International Symposium on Circuits and Systems",

issn = "0271-4310",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007 ; Conference date: 27-05-2007 Through 30-05-2007",

}

TY - JOUR

T1 - Energy-efficient double-binary tail-biting turbo decoder based on border metric encoding

AU - Kim, Ji Hoon

AU - Park, In Cheol

PY - 2007

Y1 - 2007

N2 - This paper presents an energy-efficient turbo decoder based on border metric encoding, which is especially suitable for non-binary circular turbo codes. In the proposed method, the size of the branch memory is reduced to half and the dummy calculation is removed at the cost of a small-sized memory that holds encoded border metrics. Due to the small size and infrequent access to the border memory, power consumption for soft-input soft-output (SISO) decoding is reduced by 26.0%. Based on the proposed SISO decoder and the dedicated hardware interleaver, a double-binary tail-biting turbo decoder is designed for WiMAX standard using a 0.18 μm CMOS process and it can support 12.14Mbps at operating frequency of 100MHz.

AB - This paper presents an energy-efficient turbo decoder based on border metric encoding, which is especially suitable for non-binary circular turbo codes. In the proposed method, the size of the branch memory is reduced to half and the dummy calculation is removed at the cost of a small-sized memory that holds encoded border metrics. Due to the small size and infrequent access to the border memory, power consumption for soft-input soft-output (SISO) decoding is reduced by 26.0%. Based on the proposed SISO decoder and the dedicated hardware interleaver, a double-binary tail-biting turbo decoder is designed for WiMAX standard using a 0.18 μm CMOS process and it can support 12.14Mbps at operating frequency of 100MHz.

UR - http://www.scopus.com/inward/record.url?scp=34548862398&partnerID=8YFLogxK

U2 - 10.1109/iscas.2007.378416

DO - 10.1109/iscas.2007.378416

M3 - Conference article

AN - SCOPUS:34548862398

SN - 0271-4310

SP - 1325

EP - 1328

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

M1 - 4252891

T2 - 2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007

Y2 - 27 May 2007 through 30 May 2007

ER -

Energy-efficient double-binary tail-biting turbo decoder based on border metric encoding

Abstract

Access to Document

Fingerprint

Cite this