Effects of Misaligned Gate Lapping Over the Channel on Performances of Ultra-Thin Vertical-Pillar MOSFET
- Soomin Kim
- , Seongjae Cho
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review