Design and characterization of electrically self-isolated GaN-on-Si junctionless fin-shapedchannel field-effect transistor with higher cost-effectiveness for low-power applications

A GaN-on-Si junctionless FET with a feasible structure is suggested and simulated. A silicon-on-insulator channel is replaced by a GaN-on-Si channel in the proposed device. The GaN-on-Si heterostructure forms an electrically self-isolated channel owing to its large band offset. Two- and three-dimensional (2D and 3D) device simulations were cooperatively performed to optimize the device in terms of gate length, channel thickness, channel doping concentration, and substrate concentration, targeting low-power applications.