Abstract
An integrate-and-fire (I&F) neuron circuit effectively integrates input currents with a small magnitude onto a membrane capacitor until a threshold is reached in hardware spiking neural network (SNN). I&F neuron circuits can be adopted in the large-scale array of synaptic devices to convert analog inputs to a digital output for altering the synaptic weights. The area occupied by the neuron circuits needs to be reduced and the sizes of capacitors can be controlled for the goal. In this study, an effort is made for improving the area efficiency of an I&F neuron circuit by controlling the shunt capacitor through a series of circuit simulations. 0.35-μm technology has been assumed to be utilized for designing the neuron circuits in variation with shunt capacitor. In the end, the dependence of spiking behaviors of an I&F neuron circuit on the area control over capacitors is closely examined.
Original language | English |
---|---|
Pages (from-to) | 189-195 |
Number of pages | 7 |
Journal | Journal of Semiconductor Technology and Science |
Volume | 23 |
Issue number | 3 |
DOIs | |
State | Published - 2023 |
Bibliographical note
Publisher Copyright:© 2023, Institute of Electronics Engineers of Korea. All rights reserved.
Keywords
- Integrate-and-fire (I&F)
- membrane capacitor
- neuron circuit
- shunt capacitor
- spiking neural network (SNN)