Analysis of memory access latency considering page faults and TLB misses in NVM storage

As high performance NVM storage emerges, memory system configurations optimized for HDD should be revisited. This paper explores the performance of memory systems that use NVM as a storage device and discusses how such systems can be managed efficiently. Specifically, we analyze the memory access time separately for address translation latency and data access latency as the page size, read-ahead, and storage performances are varied. As the page fault cost becomes small under NVM storage, we observe that the bottleneck of memory systems can be shifted to address translation. We show that determining an appropriate page size can improve the address translation latency without increasing data access latency. We also show that turning off the read-ahead option is helpful in reducing data access latency. We expect that our new architecture with appropriate configurations will be helpful in the design of emerging memory systems.