A digital hearing aid SoC based on AHB-lite bus matrix

This work presents the SoC (System-on-a-Chip) for the digital hearing aid of which market size is expected to increase hugely. The proposed SoC employs the powerful custom DSP (Digital Signal Processor), which has the scalable architecture for high throughput applications, and various peripheral IPs such as I2S, Timer, and GPIO. All blocks including SRAMs are connected with multi-layer bus matrix based on AMBA AHB-Lite which allows the short latency in transactions. The proposed chip has been fabricated with 65nm CMOS process with 128KB embedded SRAM.