Abstract
Compressed data management in NAND-type flash memory is difficult because it only supports page I/O. For example, when the size of compressed data is smaller than page size, internal fragmentation occurs, and this degrades the effectiveness of compression seriously. To reduce internal fragmentation, the compression unit should be sufficiently large. However, larger compression unit induces longer read and write latencies for random accessing. We, therefore, present a novel compressed page management scheme that stores several small compressed pages to one physical page by using a write buffer. Simulation results show that our proposed scheme can significantly expand storage capacity without having to delay read and write latencies.
Original language | English |
---|---|
Title of host publication | Proceedings of the International Conference on VLSI, VLSI 03 |
Editors | H.R. Arbania, L.T. Yang |
Pages | 266-271 |
Number of pages | 6 |
State | Published - 2003 |
Event | Proceedings of the International Conference on VLSI, VLSI'03 - Las Vegas, NV, United States Duration: 23 Jun 2003 → 26 Jun 2003 |
Publication series
Name | Proceedings of the International Conference on VLSI |
---|
Conference
Conference | Proceedings of the International Conference on VLSI, VLSI'03 |
---|---|
Country/Territory | United States |
City | Las Vegas, NV |
Period | 23/06/03 → 26/06/03 |
Keywords
- Data compression
- Flash memory
- Latency reduction