A 6.6 mW, -94 dBc/Hz, 1.0-to-4.5 GHz phase-lock loop in 65-nm CMOS
- Kyungmin Lee
- , Chaerin Hong
- , He Ying
- , Dayoung Kim
- , Seung Hoon Kim
- , Sung Min Park
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
2
Scopus
citations