A 40-GHz Mirrored-Cascode Differential Transimpedance Amplifier in 65-nm CMOS

Sang Gyun Kim, Chaerin Hong, Yun Seong Eo, Jihoon Kim, Sung Min Park

Research output: Contribution to journalArticlepeer-review

21 Scopus citations

Abstract

This paper presents a fully differential transimpedance amplifier (TIA) realized in a standard 65-nm CMOS process, where a novel mirrored-cascode (MC) input configuration is proposed for differential signaling, i.e., an NMOS cascode amplifier with a resistive feedback for negative output and its MC amplifier via an ac-coupling capacitor for positive output. For bandwidth extension, the third-order asymmetric transformers were carefully employed. Measured results of the proposed MC differential (MCD) TIA demonstrate 54-dB Ω transimpedance gain, 40-GHz bandwidth for 50-fF photodiode capacitance, 19.8-pA\sqrt \mathrm Hz average noise current spectral density, ±10-ps group delay variation, and 55.2-mW power consumption. Eye diagrams for 32 Gb/s 215 -1 pseudo random binary sequence (PRBS) were measured with the input currents of 100-1.5 mApp. The chip occupies the area of 0.6 mm2 including I/O pads.

Original languageEnglish
Article number8594639
Pages (from-to)1468-1474
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Volume54
Issue number5
DOIs
StatePublished - May 2019

Keywords

  • Asymmetric transformers
  • CMOS
  • mirrored cascode (MC)
  • single to differential
  • transimpedance amplifier (TIA)

Fingerprint

Dive into the research topics of 'A 40-GHz Mirrored-Cascode Differential Transimpedance Amplifier in 65-nm CMOS'. Together they form a unique fingerprint.

Cite this