A 2-stage low noise amplifier in 90 nm CMOS for 2.4 GHz applications

Hyun Myung Oh, Jae Sun Kim, Bang Chul Jung, Ji Hoon Kim, Hyoungho Ko, Chul Young Kim

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper, a 2-stage low noise amplifier (LNA) is implemented in a 90 nm CMOS technology for 2.4 GHz applications. The measurement results show a noise figure of 3.2 dB with a gain 19.9 dB. The circuit consumes 6 mA from a 1.2 V supply, and has 7.2 mW power consumption. The core size is 1.1 mm × 0.95 mm and the chip size including pads is 1.34 mm × 1 mm.

Original languageEnglish
Pages (from-to)3228-3231
Number of pages4
JournalAdvanced Science Letters
Volume22
Issue number11
DOIs
StatePublished - Nov 2016

Keywords

  • 2.4 GHz
  • CMOS
  • LNA

Fingerprint

Dive into the research topics of 'A 2-stage low noise amplifier in 90 nm CMOS for 2.4 GHz applications'. Together they form a unique fingerprint.

Cite this